Featured Posts
Latest Posts
Sept. 10, 2026
Member of Technical Staff I
Member of Technical Staff I
Member of Technical Staff II
Sr. Staff Engineer, SoC Design Verification
Senior FPGA Engineer, EW
PCB Designer (Starlink)
Sept. 9, 2026
Staff QA Engineer
Senior Member of Technical Staff I
Sr Member of Technical Staff I
Senior Firmware Verification and Bringup Engineer
ASIC Design Engineer, Tools and Methodology Development
Senior Technical Program Manager – DFX Engineering
ASIC CAD Engineer, Clocks Methodology
Formal Verification Engineer
Power Methodology and Analysis Engineer
Senior Design Verification Engineer - Hardware
RTL Front-End Flow Optimization (CAD)
Principal Engineer
Synthesis Engineer, Sr Lead
Senior Software Product Application Engineer - Video SoC
IP/SoC Design - Sr Engineer/Lead
IP Design Verification Engineer
Automotive Product Engineer
Physical Design Engineer
Camera Design Engineer - Haifa
Staff System Modelling Engineer
Server IO Specialist. Sr. Director of Technology
Digital EM/IR Engineer (Lead/Staff/ Sr Staff) - Custom Silicon Group
DFT Engineer (Senior to Staff level)
Firmware Engineer, Principal
DFT Engineer, Principal
Senior Director, Technology
Mixed-Signal Digital Design Engineer - Cork, Ireland
CPU Verification Engineer (Multiple Locations)
Senior IP Architect – Unified Intel Chassis (UIC) IP and Platform Architecture
Silicon SoC Architect
Verification Lead Engineer (all genders)
Verification Engineer (all genders)
Software Test Engineer – Embedded Verification
Verification Engineer (all genders)
Software Test Engineer – Embedded Verification
Senior FPGA Design Engineer
Sr. MSIAM SOC Engineer (Unit 42)
Manager, MSIAM SOC Engineering
Senior Digital / Mixed-Signal IC Design or Verification Engineer
Logic Designer and FPGA Team Leader
Logic Designer and FPGA Tech Lead
Senior Principal ASIC Implementation Engineer
CPU Core Design Verification Manager
Sept. 8, 2026