Featured Posts
Latest Posts
Aug. 12, 2026
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Emulation Front-End Infrastructure Engineer
Manager, Networking Firmware Verification
Senior Chip Architect
Senior ASIC Timing Engineer, DFT
Physical Design STA Engineer
Associate Staff Verification Engineer - Wireless
Director, Verification – US & Europe
Aug. 11, 2026
Graduate FPGA Engineer (2027 Start - Chicago)
FPGA Engineer Intern (Summer 2027 - Chicago)
FPGA Engineer Intern (Summer 2027 - Austin)
FPGA Engineer
FPGA Engineer
FPGA Engineer
STA methodology engineer
SoC Front End Design Engr
Senior ASIC Design Engineer
Design Verification Engineer
Senior Principle Engineer - SoC Design Verification
Principal DFT Engineer
SOC L3 Analyst
Sr. Lead ASIC design Engineer - Digital Design
Senior Hardware Verification Engineer
Principle Engineer - SoC Design Verification
SOC L3 Analyst
Principal DFT Engineer
Senior SoC Architect - MCU
Director of FE Engineering - SoC MCU
Digital Design Engineer
Lead Logic Design Engineer
Technical Director, SoC Architect
Principal Engineer - IP Verification
Principal SOC Verification Engineer
Principal Engineer - IP Verification
Sr DFT Engineer
SoC Hardware Architect
Sr. Principal Digital Design Engineer
Senior Lead Digital Design
Principal Digital IP Verification Engineer
Principal DFT Engineer
Senior Verification Engineer
Principal Verification Engineer, Digital IP
Principal Engineer - IP Verification
Senior Principal Engineer - IP Verification
Sr. Principal - IP Design
Senior Lead Engineer - IP Design
Sr. Principal - IP Design
Senior Principal Engineer - IP Design
Principle Engineer - IP Design