Featured Posts
Latest Posts
Sept. 11, 2026
Senior Engineer, Design Verification Engineering
GPU IP Lead Emulation Model Build Engineer
Design Verification Engineer
Engineering Intern (EE/CE/RF), Summer 2027 (Hybrid)
FPGA Engineer
Senior Power Architect, SoC Power and Thermal Management SW
Senior System Integration and Validation Engineer
ASIC Design Engineer – Clocks IP
Formal Verification Engineer
Senior System Level Testability Engineer
Senior Verification Engineer, PCIE
Principal Engineer - Layout
Senior Technical Staff Engineer - SOC Verification
Technical Safety Assessor / Architect (HW- Soc) (f/m/d)
Senior Digital Design Engineer
Technical Director, Digital Design Methodology & Flow Architecture
Senior Director, Program Management - Data Center Custom Silicon
VLSI Design Engineer for Server / Data Center Products
MBIST Diagnostics Engineer, up to Sr. Staff
SOC Limits Management Architect
Emulation Performance/Debug Engineer
Senior Performance Engineer
RISCV Infra System IP DV - Sr Staff Engineer
RISCV Infra System IP DV - Sr Lead Engineer
NPU Synthesis Engineer, Principal
Senior Design Engineer(FPGA RTL)
Technical Recruiter
Technical Program Manager, Silicon/Hardware
Physical Design CPU Methodology Engineer
Sept. 10, 2026