SystemVerilog Jobs in Santa Clara, CA
Browse open SystemVerilog positions in Santa Clara, CA for FPGA, ASIC, and RTL engineers.
All Locations
California
205
Texas
105
Austin, TX
91
Santa Clara, CA
70
Bangalore
60
Telangana
43
Hyderabad
43
Ontario
35
Microarchitecture and Design Engineer - AI SoC
PhD Research Intern, AI Accelerator Design and VLSI - 2027
AI GPU Cache Designer
ASIC Verification Engineer - New College Grad 2027
Sr. Staff CAD- ASIC Design Verification Agentic Workflow
Senior ASIC Design Verification Engineer - LPU
RF/Analog Design/Mixed-Signal Engineering Internship – Summer 2027
Senior Staff Digital Design Engineer
Custom SOC IP Verification Engineer
Midcore Design Verification Engineer
Front End Design Verification Engineer
ASIC Design Verification Engineer (Santa Clara, CA)
Staff Design Verification Engineer – High Performance CPU Core
Staff Design Verification Engineer – CPU Core Verification (Vector)
Staff Design Verification Engineer – CPU Core Verification (ALU)
Senior Design Verification Engineer – High Performance CPU Core
Senior Design Verification Engineer – CPU Core Verification (Vector)
Ph.D. Intern - Architecture, DSP & Systems Architecture
Design Verification Engineer
Get notified about new SystemVerilog jobs
We'll email you when new SystemVerilog positions are posted.
Set up a job alert