Senior Principal Engineer
NXP Semiconductors
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this job
Job Description
Digital Design Engineer with hand on experience in Scan insertion, ATPG, GLS. And will be responsible for understanding the DFT architecture of the design and providing the scan insertion collaterals to the implementation team, to enable scan insertion flows during synthesis.
Should have proficiency in industry-standard DFT tools such as Mentor Tessent, Synopsys DFT Compiler, Cadence Encounter Test. Should be able to contribute to ATPG at partition and SoC level. .
Should have experience with DFT GLS simulation tools and methodologies, including fault modeling and coverage analysis. Should be familiar with industry standards such as IEEE 1149.1 (JTAG) and IEEE 1687 (IJTAG).
Effective communication and teamwork skills, with the ability to collaborate across functions.
#LI-DNI
Related openings
- Functional Safety Architect Hardware (f/m/d) — NXP Semiconductors, Munich
- Digital Verification Senior Manager — NXP Semiconductors, Shanghai (Pudong); Tianjin (Teda)
- 2027 Intern - STA agent developer Intern — NXP Semiconductors, Tianjin (Teda)
- Physical design Engineer — NXP Semiconductors, Bangalore
- Safety product development F/M — NXP Semiconductors, Noida; Bangalore
- Digital IP Design - Senior Lead Engineer — NXP Semiconductors, Noida