Custom SOC Intern - 2027
NVIDIA
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobNVIDIA NVLink™ Fusion delivers industry-leading AI scale-up and scale-out performance with NVIDIA technology plus semi-custom ASICs or CPUs. These custom ASICs are tailored to meet unique performance, power, and feature requirements, allowing for deeper customization of elements like I/O capabilities, memory interfaces, and workload-specific accelerators. NVIDIA custom SOC team (Nvlink Fusion team) aims to create the best solutions for customers based on NVIDIA Industry-leading technologies. We are looking to grow our team with the smartest people in the world, join us if you want to learn about the world’s leading custom SOC solutions.
What you’ll be doing:
Functional and IO IP development
Different IPs integration and release for custom silicon
Build SOC or sub-system, signoff function/performance and QoR
Methodology improvement for high-efficiency custom silicon development
What we need to see:
Pursuing Master candidate in EE/CS or related field
Basic C/C++ knowledge is a must
Scripting knowledge (Perl/Python/Shell)
Basic digital circuit/verilog knowledge is a must
Basic verification knowledge is a must
Ways to stand out from the crowd:
Quick learner, willing to take challenges in a new field
Fluent English and good communication skills
Familiar with VCS, system Verilog and UVM
Background with ASIC design flow, like synthesis
Familiar with AMBA protocols such as AXI, ACE, CHI, ATB, etc.
Related openings
- Senior Software Verification Engineer — NVIDIA, Poland, Warsaw; Poland, Remote
- DFT Engineer (RDSS Intern) - 2027 — NVIDIA, Taiwan, Taipei; Taiwan, Hsinchu
- Senior Manager, Silicon Speed Productization — Silicon Co-Design Group — NVIDIA, US, CA, Santa Clara
- Senior Chip Design Verification Engineer — NVIDIA, Israel, Beer Sheva; Israel, Tel Aviv
- Senior Technical Program Manager – DFX Software Methodology — NVIDIA, US, CA, Santa Clara
- PhD Research Intern, AI Accelerator Design and VLSI - 2027 — NVIDIA, US, CA, Santa Clara