ASIC Physical Design and Timing Engineer - New College Grad 2026
NVIDIA
Santa Clara
, California
, United States
Apply Now
Posted Aug. 12, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobRelated openings
- Senior DFT Engineer - Post Silicon — NVIDIA, US, CA, Santa Clara; US, TX, Austin
- Senior Software Engineer - SOC Platforms — NVIDIA, US, CA, Santa Clara
- Senior Software Verification Engineer — NVIDIA, Poland, Warsaw; Poland, Remote
- DFT Engineer (RDSS Intern) - 2027 — NVIDIA, Taiwan, Taipei; Taiwan, Hsinchu
- Senior Manager, Silicon Speed Productization — Silicon Co-Design Group — NVIDIA, US, CA, Santa Clara
- Senior Chip Design Verification Engineer — NVIDIA, Israel, Beer Sheva; Israel, Tel Aviv